

3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER C

SCAS685E - DECEMBER 2002 - REVISED NOVEMBER 2

- **High Performance 1:5 PLL Clock Synchronizer**
- Two Clock Inputs: VCXO_IN Clock Is Synchronized to REF_IN Clock
- Synchronizes Frequencies up to 800 MHz (VCXO_IN)
- **Supports Five Differential LVPECL Outputs**
- Each Output Frequency Is Selectable by x1, /2, /4, /8, /16
- **All Outputs Are Synchronized**
- **Integrated Low-Noise OPA for External Low-Pass Filter**
- **Efficient Jitter Screening From Low PLL Loop Bandwidth**
- Low-Phase Noise Characteristic
- **Programmable Delay for Phase** Adjustments
- **Predivider Loop BW Adjustment**
- **SPI Controllable Division Setting**
- **Power-Up Control Forces LVPECL Outputs** to 3-State at VCC <1.5 V
- 3.3-V Power Supply
- Available in a 64-Pin BGA Package 0.8-mm Pitch in Both Lead-Free ZVA and **Leaded GVA Packages**
- Industrial Temperature Range -40°C to 85°C

TERMINAL ASSIGNMENTS (TOP VIEW)

	1	2	3	4	5	6	7	8
Α	CTRL_LE	CTRL_ CLK	CTRL_ DATA	CP_OUT	OPA_IN	OPA_IP	OPA_OUT	STATUS_ LOCK
В	REF_IN	GND	GND	GND	GND	GND	GND	GND
С	I_REF	GND	AV _{CC}	STATUS_ REF				
D	VCXO_IN	GND	GND	GND	GND	GND	V _{CC}	STATUS_ VCXO
E	VCXO_IN B	GND	V _{CC}	V _{CC}				
F	YO	GND	GND	GND	GND	GND	V _{CC}	Y4B
G	Y0B	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	Y4
Н	NPD	Y1	Y1B	Y2	Y2B	Y3	Ү3В	NRESET

description

The CDC7005 is a high-performance, low-phase noise, and low-skew clock synthesizer and jitter cleaner that synchronizes the voltage controlled crystal oscillator (VCXO) frequency to the reference clock. The programmable predividers M and N give a high flexibility to the frequency ratio of the reference clock to VCXO: VCXO_IN/REF_IN = (NxP)/M. The VCXO_IN clock operates up to 800 MHz. Through the selection of external VCXO and loop filter components, the PLL loop bandwidth and damping factor can be adjusted to meet different system requirements. Each of the five differential LVPECL outputs are programmable by the serial peripheral interface (SPI). The SPI allows individual control of frequency and enable/disable state of each output. The device operates in 3.3-V environment. The built-in latches ensure that all outputs are synchronized.


The CDC7005 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram





Terminal Functions

TERMI	NAL				
NAME	NO.	TYPE	DESCRIPTION		
GND	B2, B3, B4, B5, B6, B7, B8, C2, D2, D3, D4, D5, D6, E2, F2, F3, F4, F5, F6	Ground	Ground		
AVCC	C3, C4, C5, C6, C7	Power	3.3-V analog power supply		
CP_OUT	A4	0	Charge pump output		
CTRL_LE	A1	I	LVCMOS input, control load enable for serial programmable interface (SPI), with hysteresis		
CTRL_CLK	A2	I	LVCMOS input, serial control clock input for SPI, with hysteresis		
CTRL_DATA	А3	I	LVCMOS input, serial control data input for SPI, with hysteresis		
I_REF	C1	0	Current path for the external reference resistor (12 k Ω ±1%) to support an accurate charge pump current; optional. Do not use any capacitor across this resistor to prevent noise coupling via this node. If internal 12 k Ω is selected(default setting), this pin can be left open.		
NPD	H1	I	LVCMOS input, asynchronous power down (PD) signal active on low. Switches all current sources off, resets all dividers to default values and 3-states all outputs, has internal $150\text{-}\mathrm{k}\Omega$ pullup resistor		
NRESET	H8	I	LVCMOS input, asynchronous reset signal active on low. Resets the counter of all dividers to zero keeping its divider values the same. It has an internal 150-k Ω pullup resistor. Yx outputs are switched low during reset.		
REF_IN	B1	I	LVCMOS reference clock input		
OPA_IN	A5	I	Inverting input of the op amp, see Note 1		
OPA_OUT	A7	0	Output of the op amp, see Note 1		
OPA_IP	A6	I	Noninverting input of the op amp, see Note 1		
STATUS_LOCK	A8	0	This pin is high if the PLL lock definition is valid. PLL lock definition means the rising edge of REF_IN clock and VCXO_IN clock for PFD are inside the lock detect window for at least five successive input clock cycles. If the rising edge of REF_IN clock and VCXO_IN clock are out of the selected lock detect window, this pin will be low, but it does not refer to the real lock condition of the PLL. See Table 8 and Figure 4.		
STATUS_REF	C8	0	LVCMOS output provides the status of the reference input (frequencies above 3.5 MHz are interpreted as valid clocks, active high)		
STATUS_VCXO	D8	0	LVCMOS outputs provides the status of the VCXO input (frequencies above 10 MHz are interpreted as valid clocks, active high)		
VCC	D7, E3, E4, E5, E6, E7, E8, F7, G2, G3, G4, G5, G6, G7	Power	3.3-V supply		
VCXO_IN	D1	I	VCXO LVPECL input		
VCXO_INB	E1	I	Complementary VXCO LVPECL input		
Y[0:4]	F1, H2, H4, H6, G8	0	LVPECL output		
Y[0:4]B	G1, H3, H5, H7, F8	0	Complementary LVPECL output		

NOTE 1: If the internal operational amplifier is not used, these pins can be left open.



SPI control interface

The serial interface of the CDC7005 is a simple SPI-compatible interface for writing to the registers of the device. It consists of three control lines: CTRL_CLK, CTRL_DATA, and CTRL_LE. There are four 32-bit wide registers, which can be addressed by the two LSBs of a transferred word (bit 0 and bit 1). Every transmitted word must have 32 bits, starting with MSB first. Each word can be written separately. Word 0, word 1, and word 2 are user programmable; however, word 3 is reserved for factory test purposes only. There is no need to program word 3 unless it has to be filled with zeros. The transfer is initiated with the falling edge of CTRL_LE; as long as CTRL_LE is high, no data can be transferred. During CTRL_LE, low data can be written. The data has to be applied at CTRL_DATA and has to be stable before the rising edge of CTRL_CLK. The transmission is finished by a rising edge of CTRL_LE. With the rising edge of CTRL_LE, the new word is asynchronously transferred to the internal register (e.g., N, M, P, ...). Each word has to be separately transmitted by this procedure.




Figure 1. Timing Diagram SPI Control Interface



Table 1. Word 0

ВІТ	BIT NAME		DESCRIPTION / FUNCTION	TYPE	POWER-UP CONDITION	PIN AFFECTED
0	C0		Register selection	W	0	
1	C1		Register selection	W	0	
2	M0		Reference divider M bit 0	W	1	
3	M1		Reference divider M bit 1	W	1	
4	M2		Reference divider M bit 2	W	1	
5	М3		Reference divider M bit 3	W	1	
6	M4	5 (5) 1	Reference divider M bit 4	W	1	
7	M5	Reference Divider M	Reference divider M bit 5	W	1	
8	M6		Reference divider M bit 6	W	1	
9	M7		Reference divider M bit 7	W	0	
10	M8		Reference divider M bit 8	W	0	
11	M9		Reference divider M bit 9	W	0	
12	MD0		Reference delay M bit 0	W	0	
13	MD1	Reference Delay M	Reference delay M bit 1	W	0	
14	MD2		Reference delay M bit 2	W	0	
15	PFD0		PFD pulse width PFD bit 0	W	0	A4
16	PFD1	PFD Pulse Width	PFD pulse width PFD bit 1	W	0	A4
17	PFD2		PFD pulse width PFD bit 2	W	0	A4
18	CP0		CP current setting bit 0	W	1	A4
19	CP1	CD Command	CP current setting bit 1	W	0	A4
20	CP2	CP Current	CP current setting bit 2	W	0	A4
21	CP3		CP current setting bit 3	W	1	A4
22	Y03St		Y0 3-state (1 = output enabled)	W	1	F1, G1
23	Y13St		Y1 3-state (1 = output enabled)	W	1	H2, H3
24	Y23St		Y2 3-state (1 = output enabled)	W	1	H4, H5
25	Y33St	Output 3-State	Y3 3-state (1 = output enabled)	W	1	H6, H7
26	Y43St	Odipui o Otato	Y4 3-state (1 = output enabled)	W	1	G8, F8
27	CP3St		CP 3-state (1 = output enabled)	W	1	A4
28	OP3St		OPA 3-state and disable (1 = OPA enabled)	W	0	A7
29	MUXS0		MUXSEL select bit 0	W	1	
30	MUXS1	MUXSEL	MUXSEL select bit 1	W	1	
31	MUXS2		MUXSEL select bit 2	W	0	



Table 2. Word 1

BIT	BIT NAME		DESCRIPTION/FUNCTION	TYPE	POWER-UP CONDITION	PIN AFFECTED
0	C0		Register selection	W	1	
1	C1		Register selection	W	0	
2	N0		VCXO divider N bit 0	W	1	
3	N1		VCXO divider N bit 1	W	1	
4	N2		VCXO divider N bit 2	W	1	
5	N3		VCXO divider N bit 3	W	1	
6	N4	VCXO	VCXO divider N bit 4	W	1	
7	N5	Divider N	VCXO divider N bit 5	W	1	
8	N6		VCXO divider N bit 6	W	1	
9	N7		VCXO divider N bit 7	W	0	
10	N8		VCXO divider N bit 8	W	0	
11	N9		VCXO divider N bit 9	W	0	
12	ND0		VCXO delay N bit 0	W	0	
13	ND1	VCXO	VCXO delay N bit 1	W	0	
14	ND2	Delay N	VCXO delay N bit 2	W	0	
15	MUX00		MUX0 select bit 0	W	0	F1, G1
16	MUX01	MUX0	MUX0 select bit 1	W	0	F1, G1
17	MUX02		MUX0 select bit 2	W	0	F1, G1
18	MUX10		MUX1 select bit 0	W	1	H2, H3
19	MUX11	MUX1	MUX1 select bit 1	W	0	H2, H3
20	MUX12		MUX1 select bit 2	W	0	H2, H3
21	MUX20		MUX2 select bit 0	W	0	H4, H5
22	MUX21	MUX2	MUX2 select bit 1	W	1	H4, H5
23	MUX22		MUX2 select bit 2	W	0	H4, H5
24	MUX30		MUX3 select bit 0	W	1	H6, H7
25	MUX31	MUX3	MUX3 select bit 1	W	1	H6, H7
26	MUX32		MUX3 select bit 2	W	0	H6, H7
27	MUX40		MUX4 select bit 0	W	1	G8, F8
28	MUX41	MUX4	MUX4 select bit 1	W	1	G8, F8
29	MUX42		MUX4 select bit 2	W	0	G8, F8
30	CP_DIR		Determines in which direction CP should regulate, if REF_CLK is faster than VCXO_CLK, and vice versa (see Figure 2)	W	1	A4
31	REXT		Enable external reference resistor (1 = enabled)	W	0	C1



Table 3. Word 2

ВІТ	BIT NAME	DESCRIPTION / FUNCTION	TYPE	POWER-UP CONDITION	PIN AFFECTED
0	C0	Register selection	W	0	
1	C1	Register selection	W	1	
2	HOLD	Enables the hold functionality (1 = enabled)	W	0	A4
3	NPD	PD current sources, resets the dividers and 3-states all outp (0 = active)	outs W	1	
4	NRESET	RESET all dividers (0 = active)	W	1	
5	ENBG	Enable bandgap (1 = enabled), see Note 2	W	1	C1
6	LOCKW 0	Lock detect window bit 0	W	0	A8
7	LOCKW 1	Lock detect window bit 1	W	0	A8
8	RES	Reserved	W	Х	
9	RES	Reserved	W	Х	
10	RES	Reserved	W	Х	
11	RES	Reserved	W	Х	
12	RES	Reserved	W	Х	
13	RES	Reserved	W	Х	
14	RES	Reserved	W	Х	
15	RES	Reserved	W	Х	
16	RES	Reserved	W	Х	
17	RES	Reserved	W	Х	
18	RES	Reserved	W	Х	
19	RES	Reserved	W	Х	
20	RES	Reserved	W	Х	
21	RES	Reserved	W	Х	
22	RES	Reserved	W	Х	
23	RES	Reserved	W	Х	
24	RES	Reserved	W	Х	
25	RES	Reserved	W	Х	
26	RES	Reserved	W	Х	
27	RES	Reserved	W	Х	
28	RES	Reserved	W	Х	
29	RES	Reserved	W	Х	
30	RES	Reserved	W	Х	
31	RES	Reserved	W	Х	

NOTE 2: The reference voltage for the charge pump and LVPECL output circuitry can be generated in two ways. One way is to enable ENBG and the other way is to use the voltage divider circuitry (internal or external). It is recommended to enable ENBG because it gives an accurate value and it is independent on temperature variation.

Table 4. Word 3

ВІТ	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER-UP CONDITION	PIN AFFECTED
0	C0	Register selection	W	1	
1	C1	Register selection	W	1	
2	RES	Reserved	W	0	
3	RES	Reserved	W	0	
4	RES	Reserved	W	0	
5	RES	Reserved	W	0	
6	RES	Reserved	W	0	
7	RES	Reserved	W	0	
8	RES	Reserved	W	0	
9	RES	Reserved	W	0	
10	RES	Reserved	W	0	
11	RES	Reserved	W	0	
12	RES	Reserved	W	0	
13	RES	Reserved	W	0	
14	RES	Reserved	W	0	
15	RES	Reserved	W	0	
16	RES	Reserved	W	0	
17	RES	Reserved	W	0	
18	RES	Reserved	W	0	
19	RES	Reserved	W	0	
20	RES	Reserved	W	0	
21	RES	Reserved	W	0	
22	RES	Reserved	W	0	
23	RES	Reserved	W	0	
24	RES	Reserved	W	0	
25	RES	Reserved	W	0	
26	RES	Reserved	W	0	
27	RES	Reserved	W	0	
28	RES	Reserved	W	0	
29	RES	Reserved	W	0	
30	RES	Reserved	W	0	
31	RES	Reserved	W	0	



functional description of the logic

Table 5. Reference Divider M and VCXO Divider N (See Note 3)

M9	M8	M7	M6	M5	M4	М3	M2	M1	МО	DIV BY	DEFAULT
0	0	0	0	0	0	0	0	0	0	1	
0	0	0	0	0	0	0	0	0	1	2	
0	0	0	0	0	0	0	0	1	0	3	
0	0	0	0	0	0	0	0	1	1	4	
					• •						
0	0	0	1	1	1	1	1	1	1	128	Yes
					•						
1	1	1	1	1	1	1	1	0	1	1022	
1	1	1	1	1	1	1	1	1	0	1023	
1	1	1	1	1	1	1	1	1	1	1024	

NOTE 3: If the divider value is Q, then the code will be the binary value of (Q-1).

Table 6. Reference Delay M and VCXO Delay N

MD2/ND2	MD1/ND1	MD0/ND0	DELAY [†]	DEFAULT
0	0	0	0 ps	Yes
0	0	1	150 ps	
0	1	0	300 ps	
0	1	1	450 ps	
1	0	0	600 ps	
1	0	1	750 ps	
1	1	0	1.5 ns	
1	1	1	2.75 ns	

[†] Typical values at V_{CC} = 3.3 V, temperature = 25°C

Table 7. PFD Pulse Width Delay

PFD2	PFD1	PFD0	ADDITIONAL PULSE WIDTH [†]	DEFAULT
0	0	0	0 ps	Yes
0	0	1	300 ps	
0	1	0	600 ps	
0	1	1	900 ps	
1	0	0	1.5 ns	
1	0	1	2.1 ns	
1	1	0	2.7 ns	
1	1	1	3.7 ns	

[†] Typical values at V_{CC} = 3.3 V, temperature = 25°C

functional description of the logic (continued)

Table 8. Lock Detect Window

LockW 1	LockW 0	REF_IN TO Yn TOLERABLE PHASE OFFSET (See Figure 4)	DEFAULT
0	0	±1.2 ns	Yes
0	1	±1.8 ns	
1	0	±2.4 ns	
1	1	±3 ns	

Table 9. Charge Pump Current

CP3	CP2	CP1	CP0	NOMINAL CHARGE PUMP CURRENT [†]	DEFAULT
0	0	0	0	0.625 mA	
0	0	0	1	1.25 mA	
0	0	1	0	1.875 mA	
0	0	1	1	2.5 mA	
0	1	0	0	3.125 mA	
0	1	0	1	3.75 mA	
0	1	1	0	4.375 mA	
0	1	1	1	5 mA	
1	0	0	0	1 mA	
1	0	0	1	2 mA	Yes
1	0	1	0	3 mA	
1	0	1	1	4 mA	
1	1	0	0	5 mA	
1	1	0	1	6 mA	
1	1	1	0	7 mA	
1	1	1	1	8 mA	

 $^{^{\}dagger}$ With an internal or external reference resistor (12 k $\!\Omega\!)$ in use.


Table 10. MUXSEL Selection

MUXS2	MUXS1	MUXS0	SELECTED VCXO SIGNAL FOR THE PHASE DISCRIMINATOR	DEFAULT
0	0	0	Y0	
0	0	1	Y1	
0	1	0	Y2	
0	1	1	Y3	Yes
1	0	0	Y4	
1	0	1	Y3	
1	1	0	Y3	
1	1	1	Y3	

functional description of the logic (continued)

Table 11. MUX0, MUX1, MUX2, MUX3, and MUX4 Selection


MUX2	MUX1	MUX0	SELECTED DIVIDED VCXO SIGNAL	DEFAULT
0	0	0	Div by 1	For Y0
0	0	1	Div by 2	For Y1
0	1	0	Div by 4	For Y2
0	1	1	Div by 8	For Y3 and Y4
1	0	0	Div by 16	
1	0	1	Div by 8	
1	1	0	Div by 8	
1	1	1	Div by 8	



NOTE: The purpose of the PFD pulse width delay is to improve spurious suppression. (See Table 7)


Figure 2. Charge Pump Current Direction

functional description of the logic (continued)



- NOTES: A. For proper hold functionality, the counter M and counter N need to have the same divider ratio. The hold functionality is triggered by the first missing REF IN cycle. It is disabled in default mode (bit 2 of word 2 = 0).
 - B. While the device is in frequency hold mode, a possible leakage current caused by the external filter and VCXO may change the VCXO control voltage, therefore changing the VCXO frequency. To keep the frequency drift as low as possible, a low leakage current filter design is recommended or the number of the disrupted / missing REF_IN clock cycles should be kept low (< 100).

Figure 3. State Machine Operation



NOTE: If the rising edge of REF_IN clock and VCXO_IN clock for PFD are inside the lock detect window (t(lockdetect)) for at least five successive input clock periods, then the PLL is considered to be locked. In this case, the STATUS_LOCK output is set to high level. The size of the lock detect window is programmable via the SPI control logic (bit 6 and 7 of word 2). (See Table 8)

Figure 4. Lock Detect Window



SCAS685E - DECEMBER 2002 - REVISED NOVEMBER 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} , AV _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 4)	. -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 4)	. -0.5 V to V_{CC} + 0.5 V
Input current $(V_1 < 0, V_1 > V_{CC})$	±20 mA
Output current for LVPECL outputs (0 < V _O < V _{CC})	–50 mA
Continuous output current, I _O	$\dots \dots \pm 50 \text{ mA}$
Maximum junction temperature, T _J	125°C
Package thermal impedance, θ _{JA} (see Note 5): ZVA package	54°C/W
Storage temperature range T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 4. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

The package thermal impedance is calculated in accordance with JESD 51 (no airflow condition) and JEDEC2S2P (high-k board).
 The total for power consumption (V_{CC} x I_{CC}) includes device and termination power consumptions, see Figure 5.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
Operating free-air temperature, TA	-40		85	°C
Low-level input voltage LVCMOS, V _{IL}			0.3 V _{CC}	V
High-level input voltage LVCMOS, VIH	0.7 V _{CC}			V
Input threshold voltage LVCMOS, V _{IT}		0.5 V _{CC}		V
High-level output current LVCMOS, IOH			-6	mA
Low-level output current LVCMOS, I _{OL}			6	mA
Input voltage range LVCMOS, VI	0		3.6	V
Low-level input voltage LVPECL, V _{IL}	V _{CC} -1.81		V _{CC} -1.475	V
High-level input voltage LVPECL, VIH	V _{CC} -1.26		V _{CC} -0.88	V



timing requirements over recommended ranges of supply voltage, load, and operating free-air temperature

	PARAMETER	MIN	TYP MAX	UNIT				
REF_IN Requirements								
fREF_IN	LVCMOS reference clock frequency	3.5	180	MHz				
t _r / t _f	Rise and fall time of REF_IN signal from 20% to 80% of V _{CC}		4	ns				
dutyREF	Duty cycle of REF_IN at V _{CC} / 2	40%	60%					
VCXO_IN, VC	XO_INB Requirements							
fvcxo_in	LVPECL VCXO clock frequency	10	800	MHz				
t _r / t _f	Rise and fall time 20% to 80% of V _{INPP} at 80 MHz to 800 MHz (see Note 6)		3	ns				
dutyVCXO	Duty cycle of VCXO clock	40%	60%					
SPI/Control R	Requirements (See Figure 1)							
fCTRL_CLK	CTRL_CLK frequency		20	MHz				
t _{su1}	CTRL_DATA to CTRL_CLK setup time	10		ns				
t _{h2}	CTRL_DATA to CTRL_CLK hold time	10		ns				
t ₃	CTRL_CLK high duration	25		ns				
t ₄	CTRL_CLK low duration	25		ns				
t _{su5}	CTRL_LE to CTRL_CLK setup time	10		ns				
t _{su6}	CTRL_CLK to CTRL_LE setup time	10		ns				
t ₇	CTRL_LE pulse width	20		ns				
t _r / t _f	Rise and fall time of CTRL_DATA CTRL_CLK, CTRL_LE from 20% to 80% of $\ensuremath{\text{V}_{\text{CC}}}$		5	ns				
NPD / NRESET Requirements								
t _r / t _f	Rise and fall time of the NRESET, NPD signal from 20% to 80% of $V_{\hbox{\footnotesize CC}}$		4	ns				

NOTES: 6. Use a square wave for lower frequencies (< 80 MHz).



SCAS685E - DECEMBER 2002 - REVISED NOVEMBER 2004

device characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Overall						
Icc	Supply current (see Note 7)	f _{VCXO} = 245 MHz, f _{REF_IN} = 30 MHz, V _{CC} = 3.6 V, AV _{CC} = 3.6 V, f _{PFD} = 240 kHz, I _{CP} = 2 mA, (see Note 9 and Note 12)		230	265	mA
ICCPD	Power-down current	$f_{IN} = 0 \text{ MHz}, V_{CC} = 3.6 \text{ V},$ $AV_{CC} = 3.6 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}$		100	300	μΑ
^t pho	Phase offset (REF_IN to Y output) (see Note 8)	VREF_IN = VCC/2, Crossing point of Y, See Figure 12	-150		150	ps
LVCMOS						
VIK	LVCMOS input voltage	$V_{CC} = 3 \text{ V, I}_{I} = -18 \text{ mA}$			-1.2	V
lį	LVCMOS input current	$V_I = 0 \text{ V or } V_{CC}, V_{CC} = 3.6 \text{ V}$			±5	μΑ
liH	LVCMOS input current for NPD, NRESET	V _I = V _{CC} , V _{CC} = 3.6 V			5	μΑ
I _{IL}	LVCMOS input current for NPD, NRESET	V _I = 0 V, V _{CC} = 3.6 V	-15		-35	μΑ
Vон	LVCMOS high-level output voltage	I _{OH} = -12 mA, V _{CC} = 3 V	2.1			V
V _{OL}	LVCMOS low-level output voltage	I _{OL} = 12 mA, V _{CC} = 3 V			0.55	V
Cl	Input capacitance at REF_IN	V _I = 0 V or V _{CC}		2		pF
Cl	Input capacitance at CTRL_LE, CTRL_CLOCK, CTRL_DATA	VI = 0 V or VCC		2		pF
^t detectREF	Frequency detect time until STATUS_REF is valid	f _{REF_IN} = 3.5 MHz		5		μs
^t detectVCXO	Frequency detect time until STATUS_VCXO is valid	f _{VCXO_IN} = 10 MHz		5		μs
LVPECL					<u> </u>	
V _{INPP}	Input amplitude LVPECL	(V _V CXO_IN-V _V CXO_INB), See Note 11	0.5		1.3	V
VIC	Common-mode input voltage LVPECL		V _{CC} -2		V _{CC} -0.4	V
II	LVPECL input current	V _I = 0 V or V _{CC}			±100	μΑ
loz	LVPECL output current 3-state	V _O = 0 V or V _{CC} -0.8 V			20	μΑ
VOH	LVPECL high-level output voltage	See Note 9	V _{CC} -1.18		V _{CC} -0.81	V
V _{OL}	LVPECL low-level output voltage	See Note 9	V _{CC} -1.98		V _{CC} -1.55	V
VOD	Differential output voltage	10 ≤ f _{OUT} ≤ 800 MHz, See Figure 6	500			mV

[†] All typical values are at V_{CC} = 3.3 V, temperature = 25°C. NOTES: 7. For I_{CC} over frequency see Figure 5.

- 8. This is valid only for same REF_IN clock and Y output clock frequency. It can be adjusted by the SPI controller (reference delay M and VCXO delay N).
- 9. Outputs are terminated through a 50- $\!\Omega$ resistor to VCC 2 V.
- 10. The $t_{Sk(0)}$ specification is only valid for equal loading of all outputs.
- 11. VINPP minimum and maximum is required to maintain ac specifications; the actual device function tolerates at a minimum VINPP of
- 12. All output switching at default divider ratios.



device characteristics over recommended operating free-air temperature range (unless otherwise noted)(continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH/tPHL	Propagation delay rising/falling edge	VCXO_IN to Yn	500		950	ps
tsk(p)	LVPECL pulse skew				15	ps
4	LVPECL output skew (see Note 13)	See Figure 11, Mode 1–2–4–8–8			60	ps
tsk(o)	EVELOC output skew (see Note 13)	See Figure 11, Mode 1–1–1–1			30	ps
t _r / t _f	Rise and fall time	20% to 80% of V _{OD} , See Figure 10	180		350	ps
Cl	Input capacitance at VCXO_IN, VCXO_IB			1.5		pF
Phase Dete	ctor					
fCPmax	Maximum charge pump frequency	PFD pulse width delay is 0 ps		100		MHz
Charge Pun	пр					
ICP	Charge pump sink/source current range	V _{CP} = 0.5 V _{CC} , See Table 9	±0.625		±8	mA
I _{CP3St}	Charge pump 3-state current	0.5 V < V _{CP} < V _{CC} - 0.5 V		1	30	nA
I _{CPA}	I _{CP} absolute accuracy	V _{CP} = 0.5 V _{CC}			20%	
ICPM	Sink/source current matching	V _{CP} = 0.5 V _{CC}		5%		
IVCPM	ICP vs VCP matching	0.5 V < V _{CP} < V _{CC} - 0.5 V		10%		
Operational	Amplifier					
Is	Supply current	AV _{CC} = 3.6 V		2	5	mA
VIO	Input offset voltage			2		mV
I _{IB}	Input bias current	(I _{OPA} IP + I _{OPA} IN) / 2		1	30	nA
IIO	Input offset current	IOPA_IP - IOPA_IN		1	10	nA
R _I	Input resistance	0.5 V _{CC} ±500 mV	10			MΩ
VICR	Common-mode input voltage range		0.2		V _{CC} -0.2	V
AOL	Open-loop voltage gain	See Figure 17, f = 1 kHz		70		dB
GBW	Gain bandwidth	See Figure 14		3		MHz
SR	Slew rate	See Figure 14, 20% – 80% of VO		1		V/µs
		R _L = 10 kΩ	0.2		V _{CC} -0.2	
VO	Output voltage swing	$R_L = 2 k\Omega$	0.3		V _C C-0.3	V
RO	Output resistance			60		Ω
	8 1	Sourcing		-20		
los	Short-circuit output current	Sinking		50		mA
CMRR	Common-mode rejection ratio	V _{INPP} = 500 mV and f = 1 kHz, (see Figure 15)		80		dB
PSRR	Power supply rejection ratio	AVCC modulated with sine wave from 3 V to 3.6 V and f = 100 Hz (see Figure 16)		60		dB
V _n	Input noise voltage	f = 1 kHz, see Figure 14, V _{IN} = 0 V		500		nV/√Hz

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, temperature = 25°C.


NOTE 13: The $t_{Sk(0)}$ specification is only valid for equal loading of all outputs.



SCAS685E - DECEMBER 2002 - REVISEL

SUPPLY CURRENT / DEVICE POWER CONSUMPTION

vs NUMBER OF ACTIVE OUTPUTS



NOTE A: $P_{DEV} = P_{Tot} - P_{Term}$ $P_{DEV} = D_{evice}$ power consumption, $P_{Tot} = T_{otal}$ power consumption, $P_{Term} = T_{erm}$ Termination power consumption

Figure 5. I_{CC} / P_{DEV} vs Frequency

DIFFERENTIAL OUTPUT VOLTAGE

VS **OUTPUT FREQUENCY** 0.90 T_A = 25°C $V_{CC} = 3.3 V$ 0.85 V_{OD} - Differential Output Voltage - V 0.80 0.75 0.70 0.65 0.60 0.55 0.50 0.45 50 150 250 350 450 550 650 750 850 950 four - Output Frequency - MHz

Figure 6. Differential Output Swing (V_{OD}) vs Frequency

APPLICATION INFORMATION

Phase Noise Reference Circuit (See the EVM)




Figure 7. Typical Applications Diagram With Passive Loop Filter



CDC7005

3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER SCAS685E - DECEMBER 2002 - REVISED NOVEMBER 2004

application specific device characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		REF_IN PHASE NOISE AT	VCXO PHASE	Yn PHASE NOISE A' 30.72 MHz	UNIT	
		30.72 MHz	NOISE AT 245.76 MHz	MIN TYP† N	/ΙΑΧ	
phn ₁₀	Phase noise at 10 Hz	-115	-77	-105		dBc/Hz
phn ₁₀₀	Phase noise at 100 Hz	-125	-95	-116		dBc/Hz
phn _{1k}	Phase noise at 1 kHz	-131	-118	-135		dBc/Hz
phn _{10k}	Phase noise at 10 kHz	-136	-136	-147		dBc/Hz
phn _{100k}	Phase noise at 100 kHz	-138	-138	-152		dBc/Hz
phn _{240k}	Phase noise at 240 kHz	-140	-143	-152		dBc/Hz
tstabi	PLL stabilization time, (see Note 14)			200		ms

[†] Output phase noise is dependent on the noise of the REF_IN clock and VCXO clock noise floor.

NOTES: 14. The typical stabilization time is based on the above application example at a loop bandwidth of 20 Hz.

^{15.} For further explanations as well as phase noise/jitter test results using various VCXOs, see application note SCAA067.

APPLICATION INFORMATION

information on the clock generation for interpolating DACs with the CDC7005

The CDC7005, with its specified phase noise performance, is an ideal sampling clock generator for high speed ADCs and DACs. The CDC7005 is especially of interest for the new high speed DACs, which have integrated interpolation filter. Such DACs achieve sampling rates up to 500 MSPS. This high data rate can typically not be supported from the digital side driving the DAC (e.g., DUC, digital up-converter). Therefore, one approach to interface the DUC to the DAC is the integration of an interpolation filter within the DAC to reduce the data rate at the digital input of the DAC. In 3G systems, for example, a common sampling rate of a high speed DAC is 245.76 MSPS. With a four times interpolation of the digital data, the required input data rate results into 61.44 MSPS, which can be supported easily from the digital side. The DUC GC4116, which supports up to two WCDMA carriers, provides a maximum output data rate of 100 MSPS. An example is shown in Figure 8, where the CDC7005 supplies the clock signal for the DUC/DDC and ADC/DAC.




Figure 8. CDC7005 as a Clock Generator for High Speed ADCs and DACs

The generation of the two required clock signals (data input clock, clock for DAC) for such an interpolating DAC can be done in different ways. The easiest way would be to provide an internal PLL multiplier, which is capable of generating the fast sampling clock for the DAC from the data input clock signal. However, the process of the DAC is usually not optimized for best phase noise performance, while the CDC7005 is optimized exactly for this. The CDC7005 therefore provides the preferred clocking scheme for the DAC5686. The DAC5686 demands that the edges of the two input clocks must be phase aligned within ±500 ps for latching the data properly. This phase alignment is well achieved with the CDC7005, which assures a maximum skew of 200 ps of the different different outputs to each other.



APPLICATION INFORMATION

Another advantage of this clock solution is that the ADC or DAC can be driven directly in an ac-coupling interface as shown in Figure 9, with an external termination in a differential configuration. There is no need for a transformer to generate a differential signal from a single-ended clock source.




Figure 9. Driving DAC or ADC with PECL Output of the CDC7005




Figure 10. LVPECL Differential Output Voltage and Rise/Fall Time




Figure 11. Output Skew




Figure 12. Phase Offset




Figure 13. Typical Termination for Output Driver






Figure 14. OPA Slew Rate/Gain Bandwidth Test Circuit



NOTE: CMRR (dB) = $20 \times Log (V_{IN}/(V_{IN} - V_{OUT})) \times (1 + 900/180)$


Figure 15. CMRR Test Circuits



NOTE: PSRR (dB) = $(\Delta AV_{CC}/V_{OUT}) \times (900/180)$

Figure 16. PSRR Test Circuit






NOTE: $A_{OL} = (V_{IN} / V_{OUT}) \times (1 + 100 \text{ k}\Omega/1 \text{ k}\Omega)$

Figure 17. Open Loop Voltage Gain Test Circuit

MECHANICAL DATA

GVA (S-PBGA-N64)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Micro Star BGA configuration.







ti.com 18-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDC7005GVAT	ACTIVE	BGA	GVA	64	250	None	SNPB	Level-3-235C-168 HR
CDC7005ZVA	ACTIVE	BGA	ZVA	64	348	Pb-Free (RoHS)	Call TI	Level-3-260C-168HRS
CDC7005ZVAR	ACTIVE	BGA	ZVA	64	1000	Pb-Free (RoHS)	Call TI	Level-3-260C-168HRS
CDC7005ZVAT	ACTIVE	BGA	ZVA	64	250	Pb-Free (RoHS)	Call TI	Level-3-260C-168HRS

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZVA (S-PBGA-N64)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Mico Star BGA configuration.
- D. This package is lead-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated